Project:
—
◐
Run Simulation
2012
2009
2005
5
10
20
30
This project has no sources yet
Add a Verilog file or start from a template.
Add Source…
Add Template…
Layout
＋
−
100%
⤢ Fit
PNG
Layout rendered by KLayout from the final GDSII · wheel: zoom · drag: pan · double-click: fit
Schematic
＋
−
100%
⤢ Fit
SVG
Wheel: zoom · Drag: pan · Double-click: fit
＋
−
⤢ Fit
↔ Cursors
⏮ Edge
Edge ⏭
Clear
Radix
Hex
Unsigned
Signed
Binary
PNG
VCD
Objects
Name
Value
Click: cursor · Shift+click / right-click: marker · Wheel: zoom · Shift+wheel / drag: pan · Double-click value: radix · Drag name: reorder
Tcl Console
Messages
Log
Reports
Implementation
Timing
Physical
Design Runs
Type a Tcl command here
Cancel
‹ Back
Next ›
Finish
Close
